A Fine-Grain Phased Logic CPU
نویسندگان
چکیده
A five-stage pipelined CPU based on the MIPs ISA is mapped to a self-timed logic family known as Phased Logic (PL). The mapping is performed automatically from a netlist of D-Flip-Flops and 4-input Lookup Tables (LUT4s) to a netlist of Phased Logic gates. Each PL gate implements a 4-input Lookup Table in addition to control logic required for the PL control scheme. PL offers a speedup technique known as Early Evaluation that can be used to boost performance at the cost of additional PL gates. Several different PL gate-level implementations are produced to explore different architectural tradeoffs using early evaluation. Simulations run for five benchmark programs show an average speedup of 1.48 over the clocked netlist at the cost of 17% additional PL gates.
منابع مشابه
RegionTracker: A Case for Dual-Grain Tracking in the Memory System
This work proposes area, power and latency efficient implementations of memory hierarchy lookup structures aimed primarily at higher-level, relatively large on-chip caches. The mechanisms proposed provide location information for a large fraction of cache references eliminating the corresponding accesses to a much larger, slower and power demanding conventional tag array. The key contribution o...
متن کاملRegionTracker: Using Dual-Grain Tracking for Energy Efficient Cache Lookup
This work proposes energy efficient memory hierarchy lookup structures aimed primarily at relatively large, higher-level on-chip caches. The mechanisms proposed provide location information for a large fraction of cache references and eliminate the corresponding accesses to a larger, slower and less energy efficient tag array. A key contribution of this work is the concept of dual-grain trackin...
متن کاملA Low Power Based Asynchronous Circuit Design Using Power Gated Logic
The implementation of a low power logic based asynchronous circuit with the help of power gated logic. In asynchronous power gated logic (APL) circuit, each pipeline stage was incorporated with efficient charge recovery logic (ECRL) gate; handshake controller and partial charge reuse (PCR) mechanism. The main objective was, to provide a new lower power solutions using power gating (PG) for very...
متن کاملDYNAMIC LOAD BALANCING OF FINE-GRAIN SERVICES USING PREDICTION BASED ON SERVICE INPUT by
A distributed computing system, consisting of a cluster of nodes offering network services, is a common paradigm in practice for achieving high scalability, reliability and performance. Effective strategies for load balancing of incoming tasks are needed to well utilize resources and optimize the client response time. Fine-grain services introduce additional challenges, because the system perfo...
متن کاملAdvanced Piezoelectric Materials for Medical Ultrasound Transducers
A number of materials have recently been developed specifically for advanced ultrasound applications. These are high-density ceramics, fine grain ceramics, high dielectric constant ceramics, and single crystal piezoelectrics. Improvements in properties resulting from these materials range from greater strength and improved machinability to increased transducer element capacitance and coupling. ...
متن کامل